add test
This commit is contained in:
parent
4d5edeecfe
commit
27a901c7c0
@ -7,6 +7,7 @@ MEMORY {
|
|||||||
VIA1: start = $6000, size = $000f, type = rw, file = "", fill = yes;
|
VIA1: start = $6000, size = $000f, type = rw, file = "", fill = yes;
|
||||||
VIA2: start = $7000, size = $000f, type = rw, file = "", fill = yes;
|
VIA2: start = $7000, size = $000f, type = rw, file = "", fill = yes;
|
||||||
ROM: start = $8000, size = $8000, type = ro, file = %O, fill = yes;
|
ROM: start = $8000, size = $8000, type = ro, file = %O, fill = yes;
|
||||||
|
TEST: start = $9000, size = $1000, type = rw, file = "../test.bin";
|
||||||
}
|
}
|
||||||
SEGMENTS {
|
SEGMENTS {
|
||||||
VIA1: load = VIA1, type = bss;
|
VIA1: load = VIA1, type = bss;
|
||||||
@ -16,5 +17,6 @@ SEGMENTS {
|
|||||||
CODE: load = ROM, type = ro;
|
CODE: load = ROM, type = ro;
|
||||||
RODATA: load = ROM, type = ro;
|
RODATA: load = ROM, type = ro;
|
||||||
RESET_VECTOR: load = ROM, type = ro, start = $FFFA;
|
RESET_VECTOR: load = ROM, type = ro, start = $FFFA;
|
||||||
SPI: load = SPI, type = rw;
|
SPI: load = SPI, type = rw, define = yes;
|
||||||
|
TEST: load = TEST,type = rw;
|
||||||
}
|
}
|
||||||
|
61
test.s65
61
test.s65
@ -1,55 +1,8 @@
|
|||||||
;.include "system/system.h65"
|
.include "system/system.h65"
|
||||||
;.segment "CODE"
|
|
||||||
|
|
||||||
;;********************************************************************************
|
|
||||||
;; Interrupts
|
|
||||||
;;********************************************************************************
|
|
||||||
;nmi:
|
|
||||||
; rti
|
|
||||||
;irq:
|
|
||||||
; .repeat 20
|
|
||||||
; .endrepeat
|
|
||||||
; rti
|
|
||||||
|
|
||||||
;;********************************************************************************
|
|
||||||
;; Reset sequence
|
|
||||||
;;********************************************************************************
|
|
||||||
;reset:
|
|
||||||
; sei
|
|
||||||
; ; setup io2 bank a 1-3
|
|
||||||
; lda #%11111111
|
|
||||||
; sta IO1 + IO_DDRA
|
|
||||||
; sta IO1 + IO_DDRB
|
|
||||||
|
|
||||||
;@loop:
|
|
||||||
; lda #%00000000
|
|
||||||
; sta IO1 + IO_RA
|
|
||||||
; .repeat 3
|
|
||||||
; nop
|
|
||||||
; .endrepeat
|
|
||||||
; lda #%11111111
|
|
||||||
; sta IO1 + IO_RA
|
|
||||||
; .repeat 15
|
|
||||||
; nop
|
|
||||||
; .endrepeat
|
|
||||||
|
|
||||||
; lda #%00000000
|
|
||||||
; sta IO1 + IO_RB
|
|
||||||
; .repeat 5
|
|
||||||
; nop
|
|
||||||
; .endrepeat
|
|
||||||
; lda #%11111111
|
|
||||||
; sta IO1 + IO_RB
|
|
||||||
; .repeat 10
|
|
||||||
; nop
|
|
||||||
; .endrepeat
|
|
||||||
; bra @loop
|
|
||||||
|
|
||||||
;;********************************************************************************
|
|
||||||
;; reset vector
|
|
||||||
;;********************************************************************************
|
|
||||||
;.segment "RESET_VECTOR"
|
|
||||||
; .word nmi
|
|
||||||
; .word reset
|
|
||||||
; .word irq
|
|
||||||
|
|
||||||
|
.segment "TEST"
|
||||||
|
label:
|
||||||
|
JsrIndirect $2022
|
||||||
|
.byte 0,1,2,3,4
|
||||||
|
JsrIndirect {($2022,x)}, label
|
||||||
|
.byte 5,6,7,8,9
|
||||||
|
Loading…
Reference in New Issue
Block a user