2024-01-01 14:56:11 +01:00
|
|
|
.include "ps2_keyboard.h65"
|
|
|
|
.include "string.h65"
|
|
|
|
.include "lcd.h65"
|
|
|
|
.include "parity.h65"
|
|
|
|
Export ps2kb,init,begin_receive,send_command,scancode,status,scancode_handler
|
2024-01-02 23:37:07 +01:00
|
|
|
Export ps2kb, _receive_irq_shift_reg_handler, _receive_irq_timer_handler, _send_byte, _send_irq_shift_reg_handler, _send_irq_timer_handler,
|
|
|
|
Export ps2kb, send_last_bits, send_cmd, send_data, key_read, prev_status
|
2024-01-01 14:56:11 +01:00
|
|
|
|
|
|
|
.bss
|
|
|
|
status: .res 1
|
2024-01-02 23:37:07 +01:00
|
|
|
prev_status: .res 1
|
2024-01-01 14:56:11 +01:00
|
|
|
send_last_bits: .res 1
|
|
|
|
send_data: .res 1
|
|
|
|
send_cmd: .res 1
|
|
|
|
key_read: .res 2
|
|
|
|
scancode: .res 1
|
|
|
|
scancode_handler: .res 2
|
|
|
|
|
|
|
|
.code
|
|
|
|
|
|
|
|
;;********************************************************************************
|
|
|
|
;; @macro Enable the clock signal from the keyboard
|
|
|
|
;; @modifies: A
|
|
|
|
;; @details
|
|
|
|
;; Stop pulling the keyboards clock low
|
|
|
|
;;********************************************************************************
|
|
|
|
.macro _EnableClock
|
|
|
|
; set pin to input
|
2024-01-02 23:37:07 +01:00
|
|
|
lda ps2kb::VIA + ps2kb::PULL_DDR
|
|
|
|
and #<~ps2kb::PULL_MASK_CLK
|
|
|
|
sta ps2kb::VIA + ps2kb::PULL_DDR
|
2024-01-01 14:56:11 +01:00
|
|
|
.endmacro
|
|
|
|
|
|
|
|
;;********************************************************************************
|
|
|
|
;; @macro Disable the clock signal from the keyboard
|
|
|
|
;; @modifies: A
|
|
|
|
;; @details
|
|
|
|
;; Pulls the keyboards clock low
|
|
|
|
;;********************************************************************************
|
|
|
|
.macro _DisableClock
|
|
|
|
; set pin to output
|
2024-01-02 23:37:07 +01:00
|
|
|
lda ps2kb::VIA + ps2kb::PULL_DDR
|
|
|
|
ora #ps2kb::PULL_MASK_CLK
|
|
|
|
sta ps2kb::VIA + ps2kb::PULL_DDR
|
|
|
|
; set pin low
|
|
|
|
lda ps2kb::VIA + ps2kb::PULL_REG
|
|
|
|
and #<~ps2kb::PULL_MASK_CLK
|
|
|
|
sta ps2kb::VIA + ps2kb::PULL_REG
|
|
|
|
.endmacro
|
|
|
|
|
|
|
|
|
|
|
|
;;********************************************************************************
|
|
|
|
;; @macro Stop pulling the keyboard data pin low
|
|
|
|
;; @modifies: A
|
|
|
|
;;********************************************************************************
|
|
|
|
.macro _StopPullDataLow
|
|
|
|
; set pin to input
|
|
|
|
lda ps2kb::VIA + ps2kb::PULL_DDR
|
|
|
|
and #<~ps2kb::PULL_MASK_DAT
|
|
|
|
sta ps2kb::VIA + ps2kb::PULL_DDR
|
|
|
|
.endmacro
|
|
|
|
|
|
|
|
;;********************************************************************************
|
|
|
|
;; @macro Pull the keyboard data pin low
|
|
|
|
;; @modifies: A
|
|
|
|
;;********************************************************************************
|
|
|
|
.macro _PullDataLow
|
|
|
|
; set pin to output
|
|
|
|
lda ps2kb::VIA + ps2kb::PULL_DDR
|
|
|
|
ora #ps2kb::PULL_MASK_DAT
|
|
|
|
sta ps2kb::VIA + ps2kb::PULL_DDR
|
2024-01-01 14:56:11 +01:00
|
|
|
; set pin low
|
2024-01-02 23:37:07 +01:00
|
|
|
lda ps2kb::VIA + ps2kb::PULL_REG
|
|
|
|
and #<~ps2kb::PULL_MASK_DAT
|
|
|
|
sta ps2kb::VIA + ps2kb::PULL_REG
|
2024-01-01 14:56:11 +01:00
|
|
|
.endmacro
|
|
|
|
|
|
|
|
|
|
|
|
.proc init
|
2024-01-02 23:37:07 +01:00
|
|
|
_DisableClock
|
2024-01-01 14:56:11 +01:00
|
|
|
stz key_read
|
|
|
|
stz key_read+1
|
|
|
|
stz scancode
|
|
|
|
stz status
|
|
|
|
; T2 oneshot mode, clear shift reg
|
|
|
|
lda ps2kb::VIA + IO::ACR
|
|
|
|
and #<~IO::ACR_MASK::SR
|
|
|
|
ora #IO::ACR::T2_IRQ_LOAD
|
|
|
|
sta ps2kb::VIA + IO::ACR
|
|
|
|
; load this rts as scancode_handler
|
|
|
|
StoreDByte @rts, scancode_handler
|
|
|
|
@rts:
|
|
|
|
rts
|
|
|
|
.endproc
|
|
|
|
|
|
|
|
|
|
|
|
;;********************************************************************************
|
|
|
|
;; @function Start receiving data from the keyboard
|
|
|
|
;; @details
|
|
|
|
;; - use the shift register interrupts to read the first 8 bits
|
|
|
|
;; - configure timer for timing the read of the last 3 bits
|
|
|
|
;; @modifies: A
|
|
|
|
;;********************************************************************************
|
|
|
|
.proc begin_receive
|
|
|
|
; disable timer interrupts (this might be called while waiting on the last 3 bits)
|
|
|
|
IO_DisableIRQ ps2kb::VIA, IO::IRQ::T2
|
2024-01-02 23:37:07 +01:00
|
|
|
; (re)set shift register to shift in under external clock on CB1
|
2024-01-01 14:56:11 +01:00
|
|
|
lda ps2kb::VIA + IO::ACR
|
|
|
|
and #<~IO::ACR_MASK::SR
|
2024-01-02 23:37:07 +01:00
|
|
|
sta ps2kb::VIA + IO::ACR ; important, disabling SR resets the count
|
2024-01-01 14:56:11 +01:00
|
|
|
ora #IO::ACR::SR_SIN_PHIE
|
|
|
|
sta ps2kb::VIA + IO::ACR
|
|
|
|
stz key_read
|
|
|
|
stz key_read+1
|
|
|
|
stz scancode
|
|
|
|
bit status
|
2024-01-02 23:37:07 +01:00
|
|
|
|
|
|
|
; the 3 last bits take about 230us, at @1MHz => wait 230 cycles and then the shift register
|
|
|
|
; (this could be shorter since the it takes a few cycles after the interrupt)
|
|
|
|
lda #<ps2kb::TIMER_RECV
|
|
|
|
sta ps2kb::VIA + IO::T2CL
|
2024-01-01 14:56:11 +01:00
|
|
|
; set to RECEIVE_KEYS only if RECEIVE_ANSWER is not set
|
2024-01-02 23:37:07 +01:00
|
|
|
bvs @status_set
|
2024-01-01 14:56:11 +01:00
|
|
|
lda #ps2kb::STATUS::RECEIVE_KEYS
|
|
|
|
sta status
|
2024-01-02 23:37:07 +01:00
|
|
|
@status_set:
|
|
|
|
; todo setup irq handlers
|
|
|
|
StoreDByte _receive_irq_shift_reg_handler, $3000
|
|
|
|
StoreDByte _receive_irq_timer_handler, $3060
|
2024-01-01 14:56:11 +01:00
|
|
|
|
|
|
|
_EnableClock
|
|
|
|
|
|
|
|
IO_EnableIRQ ps2kb::VIA, IO::IRQ::SR
|
|
|
|
; reset and start SR
|
|
|
|
stz ps2kb::VIA + IO::SR
|
|
|
|
rts
|
|
|
|
.endproc
|
|
|
|
|
|
|
|
|
|
|
|
;;********************************************************************************
|
|
|
|
;; @function Read the first 8 bits an
|
|
|
|
;; @modifies: A
|
|
|
|
;; @details
|
|
|
|
;; - read shift register
|
|
|
|
;; - disable shift register interrupts
|
|
|
|
;; - reset shift register
|
|
|
|
;; - enable timer 2 interrupts
|
|
|
|
;; - start timer 2
|
|
|
|
;; IO::SR has to be read before the next bit is shifted in, which happens ~75us after the irq
|
|
|
|
;; at 1MHz, handling this interrupt takes about 50us (without any additional debug code),
|
|
|
|
;; so it should work
|
|
|
|
;;********************************************************************************
|
|
|
|
.proc _receive_irq_shift_reg_handler
|
|
|
|
lda ps2kb::VIA + IO::SR
|
|
|
|
sta key_read
|
|
|
|
stz ps2kb::VIA + IO::SR
|
|
|
|
|
|
|
|
IO_DisableIRQ ps2kb::VIA, IO::IRQ::SR
|
|
|
|
IO_EnableIRQ ps2kb::VIA, IO::IRQ::T2
|
|
|
|
; start timer, low order count already in latch after init
|
2024-01-02 23:37:07 +01:00
|
|
|
lda #>ps2kb::TIMER_RECV
|
2024-01-01 14:56:11 +01:00
|
|
|
sta ps2kb::VIA + IO::T2CH
|
|
|
|
rts
|
|
|
|
.endproc
|
|
|
|
|
|
|
|
|
|
|
|
;;********************************************************************************
|
|
|
|
;; @function Read the last 3 bits after after timer 2 is up
|
|
|
|
;; @modifies: A
|
|
|
|
;; @details
|
|
|
|
;; - read shift register
|
|
|
|
;; - disable timer 2 interrupts
|
|
|
|
;; - enable shift register interrupts
|
|
|
|
;; - reset shift register
|
|
|
|
;; - jump to the subroutine pointed to by scancode_handler
|
|
|
|
;;********************************************************************************
|
|
|
|
.proc _receive_irq_timer_handler
|
|
|
|
lda ps2kb::VIA + IO::SR
|
2024-01-02 23:37:07 +01:00
|
|
|
sta key_read+1
|
2024-01-01 14:56:11 +01:00
|
|
|
|
|
|
|
lda ps2kb::VIA + IO::T2CL ; clear interrupt flag
|
|
|
|
|
|
|
|
IO_DisableIRQ ps2kb::VIA, IO::IRQ::T2
|
|
|
|
; reset SR
|
|
|
|
; disabling shifting in acr seems necessary to reset - otherwise
|
|
|
|
; it continues counting and interrupts after the first 5 bits of the next keypress
|
|
|
|
lda #(IO::ACR::SR_SIN_PHIE | IO::ACR::T2_IRQ_LOAD)
|
|
|
|
trb ps2kb::VIA + IO::ACR
|
|
|
|
tsb ps2kb::VIA + IO::ACR
|
|
|
|
stz ps2kb::VIA + IO::SR
|
|
|
|
IO_EnableIRQ ps2kb::VIA, IO::IRQ::SR
|
|
|
|
|
|
|
|
lda key_read+1
|
|
|
|
ror ; stop bit -> C
|
|
|
|
sta key_read+1 ; parity in bit 0, D7 in bit 1
|
|
|
|
ror ; parity -> C
|
|
|
|
ror ; D7 -> C
|
|
|
|
lda key_read ; not affecting carry
|
|
|
|
rol ; C -> bit 0, startbit -> C
|
|
|
|
Reverse A
|
|
|
|
sta scancode
|
2024-01-02 23:37:07 +01:00
|
|
|
|
|
|
|
; check parity
|
|
|
|
; CalculateOddParity
|
|
|
|
; eor key_read+1 ; if bit 0 is 1 - parity error
|
|
|
|
; and #1 ; bit 1 is still D7
|
|
|
|
; bne @parity_error
|
|
|
|
|
2024-01-01 14:56:11 +01:00
|
|
|
; check what to do with the scancode
|
|
|
|
bit status
|
|
|
|
bcc @status_not_receive_keys
|
|
|
|
jmp (scancode_handler)
|
|
|
|
@status_not_receive_keys:
|
|
|
|
bvc @status_ignore
|
|
|
|
jmp _process_cmd_answer
|
|
|
|
@status_ignore:
|
|
|
|
rts
|
|
|
|
@parity_error: ; TODO handle somehow
|
|
|
|
lda #$ff
|
|
|
|
sta scancode
|
|
|
|
DEBUG_LED_ON 2
|
|
|
|
rts
|
|
|
|
.endproc
|
|
|
|
|
|
|
|
|
|
|
|
;;********************************************************************************
|
|
|
|
;; @function Send a command to the keyboard
|
|
|
|
;; @modifies: A,X,Y
|
|
|
|
;; @param A: The command byte
|
2024-01-02 23:37:07 +01:00
|
|
|
;; @param X: The data byte or NO_DATA if only the command byte should be sent
|
2024-01-01 14:56:11 +01:00
|
|
|
;;********************************************************************************
|
|
|
|
.proc send_command
|
2024-01-02 23:37:07 +01:00
|
|
|
ldy status
|
|
|
|
sty prev_status
|
|
|
|
ldy #ps2kb::STATUS::SEND_CMD
|
|
|
|
sty status
|
2024-01-01 14:56:11 +01:00
|
|
|
sta send_cmd ; store if it needs to be resent
|
|
|
|
stx send_data
|
|
|
|
jmp _send_byte
|
|
|
|
.endproc
|
|
|
|
|
|
|
|
|
|
|
|
;;********************************************************************************
|
|
|
|
;; @function Send a byte to the keyboard
|
|
|
|
;; @modifies: A,X,Y
|
|
|
|
;; @param A: The byte to send
|
|
|
|
;; @details
|
|
|
|
;; - pull clock low to stop keyboard transmissions
|
2024-01-02 23:37:07 +01:00
|
|
|
;; - setup SR to shift out
|
|
|
|
;; - pull data low (by shifting out a zero)
|
|
|
|
;; - reset SR
|
|
|
|
;; - put (reversed) byte in SR
|
|
|
|
;; - put parity + stopbit(s) in send_last_bits variable
|
|
|
|
;; - setup interrupt handlers
|
|
|
|
;; - enable clock
|
2024-01-01 14:56:11 +01:00
|
|
|
;;********************************************************************************
|
|
|
|
.proc _send_byte
|
|
|
|
pha
|
2024-01-02 23:37:07 +01:00
|
|
|
IO_DisableIRQ ps2kb::VIA, (IO::IRQ::T2 | IO::IRQ::SR)
|
|
|
|
|
2024-01-01 14:56:11 +01:00
|
|
|
_DisableClock
|
2024-01-02 23:37:07 +01:00
|
|
|
|
|
|
|
; set shift register to output
|
2024-01-01 14:56:11 +01:00
|
|
|
lda ps2kb::VIA + IO::ACR
|
|
|
|
and #<~IO::ACR_MASK::SR
|
|
|
|
ora #IO::ACR::SR_SOUT_PHIE
|
|
|
|
sta ps2kb::VIA + IO::ACR
|
2024-01-02 23:37:07 +01:00
|
|
|
stz ps2kb::VIA + IO::SR
|
|
|
|
; shift out the startbit = data low
|
|
|
|
_EnableClock
|
|
|
|
_DisableClock
|
|
|
|
; reset shift register to start the count at 0 again
|
|
|
|
lda #IO::ACR::SR_SOUT_PHIE
|
|
|
|
trb ps2kb::VIA + IO::ACR
|
|
|
|
tsb ps2kb::VIA + IO::ACR
|
|
|
|
|
|
|
|
; setup the low timer byte
|
|
|
|
lda #<ps2kb::TIMER_SEND
|
|
|
|
sta ps2kb::VIA + IO::T2CL
|
|
|
|
|
|
|
|
StoreDByte _send_irq_shift_reg_handler, $3000
|
|
|
|
StoreDByte _send_irq_timer_handler, $3006
|
2024-01-01 14:56:11 +01:00
|
|
|
pla
|
2024-01-02 23:37:07 +01:00
|
|
|
Reverse A
|
2024-01-01 14:56:11 +01:00
|
|
|
pha
|
|
|
|
CalculateOddParity
|
2024-01-02 23:37:07 +01:00
|
|
|
ror ; Parity -> C
|
|
|
|
lda #$ff
|
|
|
|
ror ; Parity -> bit 7, rest = 1
|
|
|
|
sta ps2kb::send_last_bits ; loaded into SR by irq handler
|
2024-01-01 14:56:11 +01:00
|
|
|
pla
|
|
|
|
sta ps2kb::VIA + IO::SR
|
2024-01-02 23:37:07 +01:00
|
|
|
IO_EnableIRQ ps2kb::VIA, IO::IRQ::SR
|
2024-01-01 14:56:11 +01:00
|
|
|
_EnableClock
|
|
|
|
rts
|
|
|
|
.endproc
|
|
|
|
|
|
|
|
|
|
|
|
;;********************************************************************************
|
|
|
|
;; @function Send the lasts 3 bits
|
|
|
|
;; @modifies: A
|
|
|
|
;; @details
|
|
|
|
;; - load the remaining 3 bits of the transmission into the shift register
|
|
|
|
;; - disable shift register interrupts
|
|
|
|
;; - enable timer 2 interrupts
|
|
|
|
;; - start timer 2
|
|
|
|
;;********************************************************************************
|
|
|
|
.proc _send_irq_shift_reg_handler
|
2024-01-02 23:37:07 +01:00
|
|
|
lda ps2kb::send_last_bits
|
2024-01-01 14:56:11 +01:00
|
|
|
sta ps2kb::VIA + IO::SR
|
|
|
|
|
2024-01-02 23:37:07 +01:00
|
|
|
IO_DisableIRQ ps2kb::VIA, IO::IRQ::SR
|
|
|
|
IO_EnableIRQ ps2kb::VIA, IO::IRQ::T2
|
2024-01-01 14:56:11 +01:00
|
|
|
; start timer, low order count already in latch after init
|
2024-01-02 23:37:07 +01:00
|
|
|
lda #>ps2kb::TIMER_SEND
|
2024-01-01 14:56:11 +01:00
|
|
|
sta ps2kb::VIA + IO::T2CH
|
|
|
|
rts
|
|
|
|
.endproc
|
|
|
|
|
|
|
|
|
|
|
|
;;********************************************************************************
|
|
|
|
;; @function Send databyte or reveice the keyboards answer
|
|
|
|
;; @modifies: A, X, Y
|
|
|
|
;; @details
|
|
|
|
;; - disable timer 2 interrupts
|
|
|
|
;; - if send_data is zero:
|
|
|
|
;; - begin_receive
|
|
|
|
;; - set status RECEIVE_ANSWER
|
|
|
|
;; - else
|
|
|
|
;; - send_byte send_data
|
|
|
|
;; - set send_data = 0
|
|
|
|
;;********************************************************************************
|
|
|
|
.proc _send_irq_timer_handler
|
|
|
|
lda ps2kb::VIA + IO::T2CL ; clear interrupt flag
|
|
|
|
IO_DisableIRQ ps2kb::VIA, IO::IRQ::T2
|
|
|
|
|
2024-01-02 23:37:07 +01:00
|
|
|
lda ps2kb::send_data
|
2024-01-01 14:56:11 +01:00
|
|
|
beq @receive
|
2024-01-02 23:37:07 +01:00
|
|
|
stz ps2kb::send_data
|
2024-01-01 14:56:11 +01:00
|
|
|
jmp _send_byte
|
|
|
|
rts
|
|
|
|
@receive:
|
2024-01-02 23:37:07 +01:00
|
|
|
_DisableClock ; disable keyboard while setting up receive
|
2024-01-01 14:56:11 +01:00
|
|
|
lda #ps2kb::STATUS::RECEIVE_ANSWER
|
2024-01-02 23:37:07 +01:00
|
|
|
sta ps2kb::status
|
|
|
|
jmp ps2kb::begin_receive
|
2024-01-01 14:56:11 +01:00
|
|
|
.endproc
|
|
|
|
|
|
|
|
|
|
|
|
.proc _process_cmd_answer
|
2024-01-02 23:37:07 +01:00
|
|
|
jmp ($3200)
|
2024-01-01 14:56:11 +01:00
|
|
|
.endproc
|